Hi,
I heard that the timing of FPGA signals can be changed via a MS Office Excel file.
The timing of the signals could be designed in an Excel file and then, maybe after conversion, uploaded via RS232 or SPI to the FPGA.
In this way the timing could be changed without editing the FPGA code.
Is there anybody who knows how to do this with Altera FPGA's?
Regards.
