element14 Community
Search
Register
Log In
Site
Search
Log In
Register
About Us
Community Hub
Community Hub
What's New on element14
Feedback and Support
Benefits of Membership
Personal Blogs
Members Area
Achievement Levels
Learn
Learn
Ask an Expert
eBooks
element14 presents
Learning Center
Tech Spotlight
STEM Academy
Webinars, Training and Events
Learning Groups
Technologies
Technologies
3D Printing
FPGA
Industrial Automation
Internet of Things
Power & Energy
Sensors
Technology Groups
Challenges & Projects
Challenges & Projects
Design Challenges
element14 presents Projects
Project14
Arduino Projects
Raspberry Pi Projects
Project Groups
Products
Products
Arduino
Avnet Boards Community
Dev Tools
Manufacturers
Multicomp Pro
Product Groups
Raspberry Pi
RoadTests & Reviews
Store
Store
Visit Your Store
Choose another store...
Europe
Austria
(German)
Belgium
(Dutch, French)
Bulgaria
(Bulgarian)
Czech Republic
(Czech)
Denmark
(Danish)
Estonia
(Estonian)
Finland
(Finnish)
France
(French)
Germany
(German)
Hungary
(Hungarian)
Ireland
Israel
Italy
(Italian)
Latvia
(Latvian)
Lithuania
(Lithuanian)
Netherlands
(Dutch)
Norway
(Norwegian)
Poland
(Polish)
Portugal
(Portuguese)
Romania
(Romanian)
Russia
(Russian)
Slovakia
(Slovak)
Slovenia
(Slovenian)
Spain
(Spanish)
Sweden
(Swedish)
Switzerland
(German, French)
Turkey
(Turkish)
United Kingdom
Asia Pacific
Australia
China
Hong Kong
India
Korea
(Korean)
Malaysia
New Zealand
Philippines
Singapore
Taiwan
Thailand
(Thai)
Americas
Brazil
(Portuguese)
Canada
Mexico
(Spanish)
United States
Can't find the country/region you're looking for? Visit our
export site
or find a
local distributor
.
Translate
Profile
Settings
Products
Dev Tools
Avnet Boards Community
Avnet Boards Forums
More
Cancel
Avnet Boards Forums
Using Xilinx Tools Forum
Forum
Documents
Members
Mentions
Sub-Groups
Tags
More
Cancel
New
Join Avnet Boards Forums to participate - click to join for free!
Threads
462 Discussions
Frequently Asked
AVNET Xilinx RFSoC Gen1 Kit for LTE: Invalid Mixer mode in XRFdc_SetMixerSettings
Answered
over 2 years ago
Petalinux 2021.2 and TFTP server address
Not Answered
over 3 years ago
Ultra 96 Xilinx ZYNQ UltraSCALE Software and Installation Support
Not Answered
over 3 years ago
How to program Axi SPI using Arty7 - 35T
Not Answered
over 3 years ago
Does changing RX lane rate between 300 and 600 Mbps change RX CSI-2 MIPI D-PHY IP topology (HDL code of soft IP)? Good Day Dear , In our UlraScale+ based project we utilize RX MIPI D-PHY (4.2) which...
Not Answered
over 3 years ago
Using Xilinx Tools Forum
By title
By last reply date
By thread date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions and discussions
Unanswered questions and discussions
Answered questions and discussions
Questions with suggested answers
Questions and discussions with no replies
Answered
Modifying SDK to Use a Generic Hyperterminal
0
1252
views
4
replies
Latest
over 6 years ago
by
arneldcollins
Discussion
PCIE Lane Change from GT Lane 0 Vivado
797
views
0
replies
Started
over 6 years ago
by
denyss
Not Answered
Error building OOB Design in ISE 14.4
0
785
views
2
replies
Latest
over 6 years ago
by
bent9
Not Answered
Cannot include .hpp file in Vivado HLS (using OpenCV)
0
2278
views
2
replies
Latest
over 6 years ago
by
kotrasharmila
Not Answered
Can't access FPGA registers from my Standalone app
0
585
views
1
reply
Latest
over 6 years ago
by
bhfletcher
Not Answered
Booting picozed with FreeRTOS app
0
1015
views
4
replies
Latest
over 6 years ago
by
Former Member
Not Answered
Do I need to specificy that an app starts from the FSBL?
0
550
views
1
reply
Latest
over 6 years ago
by
Former Member
Not Answered
Error building U96_avnet Matrix Multiply Project
0
2314
views
13
replies
Latest
over 6 years ago
by
mdouglas
Not Answered
Unable to grab PCIe ref_clk for the axi_pcie in ZC706 board !
0
489
views
1
reply
Latest
over 6 years ago
by
jafoste4
Not Answered
How do I add locales to Petalinux build?
0
1066
views
3
replies
Latest
over 6 years ago
by
e_rush
Not Answered
Petalinux 2018.2. Linux. Only one CPU works. Why?
0
1006
views
4
replies
Latest
over 6 years ago
by
Former Member
Not Answered
Adding lib bug in SDK?
0
791
views
1
reply
Latest
over 6 years ago
by
dave74321
Not Answered
Vivado 2018 update/ upgrade
0
577
views
1
reply
Latest
over 7 years ago
by
jafoste4
Not Answered
VIVADO-SYSTEM-XX vs VIVADO-DESIGN-XX
0
597
views
1
reply
Latest
over 7 years ago
by
jafoste4
Not Answered
Vivado - IP core instantiated in VHDL
0
5169
views
2
replies
Latest
over 7 years ago
by
johnabel
Not Answered
Implement AXI IIC in Vivado HLS using PYNQ-Z1 board.
0
831
views
1
reply
Latest
over 7 years ago
by
jafoste4
Not Answered
Docker on Petalinux
0
1854
views
5
replies
Latest
over 7 years ago
by
e_rush
Not Answered
LED Demo
0
498
views
1
reply
Latest
over 7 years ago
by
jafoste4
Not Answered
Ethernet adapter configuration for Zynq-MMP with Petalinux 2017.1
0
749
views
5
replies
Latest
over 7 years ago
by
Former Member
Not Answered
Zynq book tutorial and errors
0
441
views
1
reply
Latest
over 7 years ago
by
jafoste4
<
>
