Engagement
  • Author Author: e14-publisher
  • Date Created: Date Created
  • Last Updated Last Updated:
  • Views 13326 views
  • Likes 5 likes
  • Comments 0 comments
Avnet Boards Community
    Accessories
    Show More
    Related Forums
    Ask the Community
    More Content
    Actions
    Welcome to
    image
    MiniZedTm is a single-core Zynq 7Z007S development board. This board targets entry-level Zynq developers with a low-cost prototyping platform.
    Support Forum
    Online Training
    image

    Technical Specification

    The MiniZed provides for an efficient hardware reference design with a Cortex A9 processor core.  It is an inexpensive board that can be used to run workshops and tutorials. Product Brief (Datasheet)

    Click on the images to enlarge

    Top View
    MiniZed Top View
    Kit
    Kit
    Antenna View
    Antenna View
    USB & Cable
    USB & Cable
    Block Diagram
    Block Diagram

    Hardware Specification

    Specification Description
    On-board connectivity through the Murata "Type 1DX" wireless module provides:
    • Wi-Fi 802.11b/g/n
    • Bluetooth 4.1 plus EDR and BLE (Bluetooth Low Energy)
    On-board memory from Micron
    • 512 MB DDR3L
    • 128 Mb QSPI flash
    • 8 GB eMMC
    Peripherals can be plugged into
    • Dual Pmod-compatible connectors (16 GPIO)
    • Arduino-compatible shield interface (22 GPIO)
    • USB 2.0 host interface
    Physical interface
    • Two bi-element user LED’s
    • User pushbutton
    • Reset pushbutton
    • User switch
    The integrated power supply from Dialog generates all on-board voltages.  An auxiliary microUSB supply input can be used to power designs that require additional current.
    On-board MEMS sensors from ST Micro
    • LIS2DS12 Motion and temperature sensor
    • MP34DT05 Digital Microphone

    Reference Designs

    MiniZed

    Avnet MiniZed Linux with Simulink Support 2017.2
    MiniZed Wireless Guide Rev 01
    MiniZed PDM Microphone Reference Design and Tutorial 2017.1
    MiniZed Over The Air Reprogramming Demo
    SDSoC Advanced Concepts Streaming I/O Example

    H264 Video Streaming on Avnet MiniZed

    H264 Video Streaming on Avnet MiniZed User Guide

    SDSoC Baremetal Platform - Xilinx Matrix Multiply Example

    SDSoC_Platform_v2019.1
    SDSoC_Platform_v2018.3
    SDSoC_Platform_v2018.2

    Tutorial 01 Build a Zynq Hardware Platform

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 02 First Application - Hello World

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 03 Generate and Run Test Applications

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 04 FSBL and Boot from QSPI

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 05 PS SPI PMOD

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 06 PL SPI Controller

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 07 PS I2C PMOD

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 08 PL I2C PMOD

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    Tutorial 01-08 Solutions

    Vivado 2017.1 Version
    Vivado 2018.1 Version

    MJPEG Video Streaming over Wi-Fi on MiniZed using the TDNext Pmod

    TDNext Pmod Demo Version 1.0

    SDSoC Platform Support Packages

    MiniZed SDSoC Platform for v2017.4 (baremetal with Xilinx Matrix Multiple Example)
    MiniZed SDSoC Platform for v2017.1 (baremetal with Xilinx Matrix Multiple Example)

    Prebuilt Platforms Using Hardware Definition Files (HDFs)

    MiniZed PetaLinux HDF - Vivado 2017.1 Version

    PetaLinux Board Support Packages

    PetaLinux 2020+ BSP (Sharepoint site)
    MiniZed_QSPI.bsp 2019.2 (BSP for booting fully from QSPI)
    MiniZed_QSPI.bsp 2019.2 (BSP for booting indirectly from eMMC)
    PetaLinux 2019.1 Compressed BSP
    PetaLinux 2016.4 Compressed BSP
    MiniZed.bsp 2017.4 (BSP for booting from QSPI flash to eMMC)
    MiniZed.bsp 2017.2 (BSP for booting from QSPI flash to eMMC)
    MiniZed_QSPI.bsp 2017.1 (BSP for booting from QSPI flash only)
    Minized_QSPI.bsp 2017.4 (QSPI flash fallback for booting from flash to eMMC)
    Minized_QSPI.bsp 2017.2 (QSPI flash fallback for booting from flash to eMMC)
    Creating a PetaLinux 2017.2 (BSP used for Booting from QSPI and eMMC)

    Development Using Ubuntu Desktop Linux

    VirtualBox and Linux VM Installation Guide v2020+ (Sharepoint site)
    VirtualBox and Linux VM Installation Guide v2019.2
    VirtualBox and Linux VM Installation Guide v2019.1
    VirtualBox and Linux VM Installation Guide v2018.3
    VirtualBox and Linux VM Installation Guide v2018.2
    VirtualBox and Linux VM Installation Guide v2017.2
    VirtualBox and Linux VM Installation Guide v2017.1
    VirtualBox and Linux VM Installation Guide v2016.4

    Technical Documents

    Product Brief

    Product Brief (Datasheet)

    Hardware Guide

    MiniZed Hardware User Guide

    Getting Started Guide

    MiniZed-GSG-v1-2

    Quick Start Card

    MiniZed Quick Start Card - V7A

    Layout

    MiniZed Net Lengths Rev 1
    MiniZed Layout Rev 1

    Mechanical Drawings

    MiniZed Mechanical Rev 1
    MiniZed 3d Model Rev 1

    Bill of Materials

    MiniZed Bill of Materials v1.01.03

    Restore QSPI and eMMC Factory Images

    Restore QSPI and eMMC Factory Images

    Errata and Product Change Notices

    MiniZed Errata Rev 1.0

    Schematics

    MiniZed Board Schematics Rev1

    Board Definition Files

    MiniZed Board Definition Install

    Power Analysis

    MiniZed Power Analysis Rev 1
    Related Blog Posts

    • [PP-09] Lab 6 - usage of DMA for improving data flow between PL and PS

      kk99
      In this lab we will enable PS DMA engine to improve data flow between PL-based BRAM and external DDR3 memory. We will base on project from lab 5. We need to launch SDK. Then we need to check if in system.hdf there is present BRAM IP block.Now pl...

    • [PP-08] Lab 5 - Adding a peripheral in programmable logic

      kk99
      In this lab we will create a Block RAM in the programmable logic which can be used to buffer data going between the PS and PL. 1. How to add BRAM from IP CatalogOpen block design with ZYNQ7 processing system. Choose the Add IP button on the shor...

    • Labs 4-5-6 done! Path to the end???

      aspork42
      I have finished Labs 4, 5, and 6! About:Through Avnet, Xilinx and Element14, a training program to learn about the Zynq 7000 platform which is System On Chip combining an FPGA with an ARM processor. This comes to the students as complete develop...