2-Minute FPGAs: Clock Divider Circuits & Their Timing Constraints

Clock Divider Circuits & Their Timing Constraints

FPGA Group | The Summer of FPGAs - Agenda

Join Whitney Knitter of Knitronics for two minutes as we discuss the logic and computer science behind programming with Lattice's ICE40 tinyFPGA! Today we discuss the clock dividers and their timing constraints! This is the final part of the 2-minute FPGA.

Supplemental Content

2-Minute FPGAs: Blocking vs Nonblocking Statements in Verilog

Getting Started with the TinyFPGA & Lattice Diamond 3.12 on Ubuntu 18.04

Additional Parts:

Product Name
iCE40 FPGAiCE40 FPGA
tinyFPGAtinyFPGA

2-Minute FPGAs: Clock Divider Circuits & Their Timing Constraints

Supplemental Content

Additional Parts:

Summer of FPGA 2-Minute FPGAs!