element14 Community
Search
Register
Log In
Site
Search
Log In
Register
Community Hub
Community Hub
What's New on element14
Feedback and Support
Benefits of Membership
Personal Blogs
Members Area
Achievement Levels
Learn
Learn
Ask an Expert
eBooks
element14 presents
Learning Center
Tech Spotlight
STEM Academy
Webinars, Training and Events
Learning Groups
Technologies
Technologies
3D Printing
FPGA
Industrial Automation
Internet of Things
Power & Energy
Sensors
Technology Groups
Challenges & Projects
Challenges & Projects
Design Challenges
element14 presents Projects
Project14
Arduino Projects
Raspberry Pi Projects
Project Groups
Products
Products
Arduino
Avnet & Tria Boards Community
Dev Tools
Manufacturers
Multicomp Pro
Product Groups
Raspberry Pi
RoadTests & Reviews
About Us
Store
Store
Visit Your Store
Choose another store...
Europe
Austria
(German)
Belgium
(Dutch, French)
Bulgaria
(Bulgarian)
Czech Republic
(Czech)
Denmark
(Danish)
Estonia
(Estonian)
Finland
(Finnish)
France
(French)
Germany
(German)
Hungary
(Hungarian)
Ireland
Israel
Italy
(Italian)
Latvia
(Latvian)
Lithuania
(Lithuanian)
Netherlands
(Dutch)
Norway
(Norwegian)
Poland
(Polish)
Portugal
(Portuguese)
Romania
(Romanian)
Russia
(Russian)
Slovakia
(Slovak)
Slovenia
(Slovenian)
Spain
(Spanish)
Sweden
(Swedish)
Switzerland
(German, French)
Turkey
(Turkish)
United Kingdom
Asia Pacific
Australia
China
Hong Kong
India
Korea
(Korean)
Malaysia
New Zealand
Philippines
Singapore
Taiwan
Thailand
(Thai)
Americas
Brazil
(Portuguese)
Canada
Mexico
(Spanish)
United States
Can't find the country/region you're looking for? Visit our
export site
or find a
local distributor
.
Translate
Profile
Settings
Products
Dev Tools
Avnet & Tria Boards Community
Avnet Boards Forums
More
Cancel
Avnet Boards Forums
Using Xilinx Tools Forum
Forum
Documents
Members
Mentions
Sub-Groups
Tags
More
Cancel
New
Join Avnet Boards Forums to participate - click to join for free!
Threads
462 Discussions
Frequently Asked
AVNET Xilinx RFSoC Gen1 Kit for LTE: Invalid Mixer mode in XRFdc_SetMixerSettings
Answered
over 2 years ago
Petalinux 2021.2 and TFTP server address
Not Answered
over 3 years ago
Ultra 96 Xilinx ZYNQ UltraSCALE Software and Installation Support
Not Answered
over 3 years ago
How to program Axi SPI using Arty7 - 35T
Not Answered
over 3 years ago
Does changing RX lane rate between 300 and 600 Mbps change RX CSI-2 MIPI D-PHY IP topology (HDL code of soft IP)? Good Day Dear , In our UlraScale+ based project we utilize RX MIPI D-PHY (4.2) which...
Not Answered
over 3 years ago
Using Xilinx Tools Forum
By title
By last reply date
By thread date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions and discussions
Unanswered questions and discussions
Answered questions and discussions
Questions with suggested answers
Questions and discussions with no replies
Not Answered
Simuating a Zynq PS-PL system designed in Vivado
0
756
views
2
replies
Latest
over 9 years ago
by
Former Member
Answered
PetaLinux 15.4 and MicroZed BSP
0
731
views
5
replies
Latest
over 9 years ago
by
Former Member
Not Answered
u-boot-xlnx: compilation error
0
300
views
1
reply
Latest
over 9 years ago
by
zedhed
Not Answered
Vivado 2015.4 + Petalinux 2015.4 on MicroZED
0
405
views
4
replies
Latest
over 9 years ago
by
zedhed
Not Answered
Vivado Generate Bitstream (*.bin) with byte-swap
0
1697
views
2
replies
Latest
over 9 years ago
by
starbright
Answered
Creating an Ext3 or Ext4 Filesystem with PetaLinux
0
2183
views
1
reply
Latest
over 9 years ago
by
Former Member
Not Answered
How to measure the power consumption of an application on zedboard
0
588
views
3
replies
Latest
over 9 years ago
by
Former Member
Not Answered
Bootgen Error
0
887
views
3
replies
Latest
over 9 years ago
by
Former Member
Not Answered
Can't program second Zedboard
0
313
views
1
reply
Latest
over 9 years ago
by
Former Member
Not Answered
LVDS Clock Input Buffer
0
730
views
1
reply
Latest
over 9 years ago
by
zedhed
Not Answered
Trying to get jtag uart working on Microzed
0
1078
views
2
replies
Latest
over 9 years ago
by
Former Member
Not Answered
Debugging PL on Zynq
0
402
views
2
replies
Latest
over 9 years ago
by
raymadigan
Not Answered
32 bit address allocation of BRAM problem in Viivado
0
425
views
1
reply
Latest
over 9 years ago
by
bhfletcher
Not Answered
Vivado GND assignments
0
357
views
1
reply
Latest
over 9 years ago
by
drozwood90
Not Answered
Failure to program FPGA - Zedboard
0
1869
views
5
replies
Latest
over 9 years ago
by
Former Member
Not Answered
U-boot write to flash
0
571
views
1
reply
Latest
over 9 years ago
by
bhfletcher
Not Answered
HLS Floating point operation gives error when programming xillybus ip-core
0
360
views
1
reply
Latest
over 9 years ago
by
drozwood90
Answered
FAQ: Why are there warnings when I Synthesize and/or Implement my design?
0
430
views
2
replies
Latest
over 9 years ago
by
satishkumar
Not Answered
Vivado And SDK on Ubuntu 14.04.2 LTS
0
531
views
3
replies
Latest
over 9 years ago
by
Former Member
Not Answered
XPS can't import or add path
0
251
views
1
reply
Latest
over 9 years ago
by
Former Member
<
>
