Document Actions
Group Actions
Related
Recommended

  • The Summer of FPGAs -- AMD-Xilinx

    Summer of FPGAs Main Agenda | Embedded | Manufacturers | Essentials | Products | RoadTest | Webinars | Xilinx sponsored by About AMD-Xilinx Xilinx is...
    • Revision #5
    • on

  • The Summer of FPGAs -- Samtec

    Summer of FPGAs Main Agenda | Embedded | Manufacturers | Products | RoadTest | Webinars | Samtec sponsored by About Samtec Samtec is a privately held...
    • Revision #4
    • on

  • The Summer of FPGAs - Agenda

    Summer of FPGAs Main Agenda | Design Challenge | Essentials | Quiz | RoadTests | Tech Spotlights | Webinars | 2 Minute FPGA | Other Related Programs | Embedded | Manufacturers...
    • Revision #4
    • on

  • 7 Ways to Leave Your Spartan-6 FPGA

    7 Ways to Leave your Spartan-6 is an element14 community program run in conjunction with AMD Xilinx to teach you about the migration from the Spartan-6 to the Spartan...
    • Revision #44
    • on

  • 7 Ways to Leave Your Spartan-6 Challengers

    7 Ways to Leave Your Spartan-6 About Activities | How To Play | The Kit | The Prizes | Resources | Example Application | Terms & Conditions | The Challengers | Contestant...
    • Revision #13
    • on

  • 7 Ways to Leave Your Spartan-6: Contestant Standings

    Challenge is now over and the grand prize winner is jure. See his contest blogs here! Full winners announcement As 7 Ways to Leave Your Spartan-6 comes to a close...
    • Revision #34
    • on

  • 2-Minute FPGAs: Clock Divider Circuits & Their Timing Constraints

    Clock Divider Circuits & Their Timing Constraints FPGA Group | The Summer of FPGAs - Agenda players.brightcove.net/.../index.html Join Whitney Knitter of...
    • Revision #3
    • on

  • Getting Started with FPGAs: An Expert Panel Discussion

    Highlights from the element14 Webinar On July 22 nd , 2021, three engineers from three prominent FPGA (Field Programmable Gate Array) manufacturers appeared on a panel...
    • Revision #13
    • on

  • 2-Minute FPGAs: Blocking vs Nonblocking Statements in Verilog

    Blocking vs Nonblocking Statements in Verilog FPGA Group | The Summer of FPGAs - Agenda players.brightcove.net/.../index.html Join Whitney Knitter of Knitronics...
    • Revision #2
    • on

  • 2-Minute FPGAs: Logical vs Bitwise Operations in RTL

    Logical vs Bitwise Operations in RTL FPGA Group | The Summer of FPGAs - Agenda players.brightcove.net/.../index.html Join Whitney Knitter of Knitronics...
    • Revision #2
    • on

  • 2-Minute FPGAs: Synchronous vs Asynchronous Flip Flops

    Synchronous vs Asynchronous Flip Flops FPGA Group | The Summer of FPGAs - Agenda players.brightcove.net/.../index.html Join Whitney Knitter of Knitronics...
    • Revision #2
    • on

  • 2-Minute FPGAs: Verilog Code for Basic Logic Gates

    Verilog Code for Basic Logic Gates FPGA Group | The Summer of FPGAs - Agenda players.brightcove.net/.../index.html Join Whitney Knitter of Knitronics for...
    • Revision #2
    • on

  • How to Boost Compute Performance with FPGA-Based Accelerators

    Introduction We are generating data quicker than our ability to analyze, understand, transmit, and reconstruct it. Demanding data-intensive applications like Big Data...
    • Revision #1
    • on

  • Comparing FPGAs and microprocessors.

    FPGAs and microprocessors are more similar than you may think; here's a primer on how to program an FPGA. Small processors are, by far, the largest selling class of computers...
    • Revision #1
    • on

  • Altera FPGA & CPLD Power Management Solutions

    Altera FPGA & CPLD Power Management Solutions Texas Instruments works closely with Altera to recommend the best power solutions for a wide variety of end-equipment applications...
    • Revision #1
    • on

  • 分析一下如下两段verilog代码的区别

    module test(clk,out,out2); input clk; output out,out2; reg out,out2; initial begin out=1; out=#50 0; out=#40 1; out=#50 0; end initial begin out2<=0; out2<=#50 1; out2...
    • Revision #1
    • on

  • Altera Unveils 28-nm Stratix V FPGA Family

    San Jose, Calif., April 19, 2010 —Altera Corporation today announced its next-generation 28-nmStratix V FPGA family, the industry's highest bandwidth FPGA. Offering up...
    • Revision #1
    • on

  • Summer of FPGAs: Digital Signal Processing using FPGAs from The Art of FPGA Design, Season 2

    One of the primary goals of element14's Summer of FPGAs is to put a focus on FPGA technology and provide our members interesting content and activities to expand their...
    • Revision #1
    • on

  • The Zynq MPSoC facts and figures

    I am creating this to record my observations and readings so far. View this as an appendix of information and not a source of things. The Ultra96-V2 Developer Kit supports...
    • Revision #1
    • on

  • Would You Be Interested in Building a Project with the Digilent Basys3 Entry Level FPGA Dev Board?

    The Basys3 board is a complete, ready-to-use digital circuit development platform based on the latest Artix -7 Field Programmable Gate Array (FPGA) from Xilinx . With...
    • Revision #1
    • on