|
The "7 Ways to Leave Your Spartan-6" program sets out a set of duties. It's not going to be easy for the judges to map blogs to tasks. I've summarised mine.
|
| x | Activity 1-- Write a blog on the differences between the Spartan-6 and Spartan-7. Yes, it requires some research, but you can shoot for a 500-700-word blog. Pick a few features and compare them. Post it in this group and you earn 10 pounts. | Clocking: Spartan-6 Digital Clock Manager vs Spartan-7 Clocking Wizard (compare Spartan-6 with Spartan-7) | /technologies/fpga-group/b/blog/posts/clocking-spartan-6-digital-clock-manager-vs-spartan-7-clocking-wizard |
| Vivado: how to override generic values | /technologies/fpga-group/b/blog/posts/vivado-how-to-override-generic-values | ||
| x | Activity 2 -- In a few weeks we'll make a 5-question quiz live and the informational source document. Answer the questions and you'll earn up to 10 points. It's really a pretty easy quiz. | done | |
| x | Activity 3-- This is the first activity where you need a board, the Arty S7. Where do you get it? You don't have to buy one! I have 25 boards to giveaway. To get a board, you need to fill out an application by going here You can earn up to 50 points | done | |
| x | Activity 4 -- Then we want you to either start a discussion in this group, answer a question of a discussion. In some way participate in the interaction we have on the Spartan 6 and 7. Since it requires a little more work, you can earn up to 25 points. | participated in discussion | /technologies/fpga-group/f/forum/51220/choices-of-design-and-build-one-fpga-project-on-digilent-arty-s7/198547#198547 |
| x | Activity 5 -- For this activity, you'll use your board from activity 3 and add a sensor to it. Up to another 50 points for this one. | Migrate the Digilent XADC demo (to Vivado 2020.2) | /technologies/fpga-group/b/blog/posts/try-the-digilent-xadc-demo |
| x | Activity 6 -- One more time: take the project you were working on in Activity 6 and do an experiment with it. Test something out. Do something new with it and tell us about it. Here's another (up to) 50 points) | Arty: talk to SPI EEPROM - part 1: hardware and modules | /technologies/fpga-group/b/blog/posts/arty-talk-to-spi-eeprom |
| Arty: talk to SPI EEPROM - part 2a: EEPROM State Machine and Initialise | /technologies/fpga-group/b/blog/posts/arty-talk-to-spi-eeprom---part-2a-eeprom-state-machine-and-initialise | ||
| Arty: talk to SPI EEPROM - part 2b: EEPROM Read | /technologies/fpga-group/b/blog/posts/arty-talk-to-spi-eeprom---part-2b-eeprom-read | ||
| x | Activity 7 -- the last activity is a blog. Tell us what you learned from participating in this program. Up to 15 points. | Add Spartan-7 to an existing, log4j patched Vivado installation | /technologies/fpga-group/b/blog/posts/add-artix-7-to-an-existing-log4j-patched-vivado-installation |
| Add Arty board files to Vivado (when you already have other board files) | /technologies/fpga-group/b/blog/posts/add-arty-board-files-to-vivado-when-you-already-have-other-board-files | ||
| First Arty-S7 project, prior experience with Spartan-6 and Vivado | /technologies/fpga-group/b/blog/posts/first-arty-s7-project-prior-experience-with-spartan-6-and-vivado | ||
| online lesson: clock domain crossing with a VHDL frequency counter - part 1: simulation in Vivado | /technologies/fpga-group/b/blog/posts/online-lesson-clock-domain-crossing | ||
| Recreate the Arty-S7 Out of Box design - part 1: Hardware Design | /technologies/fpga-group/b/blog/posts/recreate-the-arty-s7-out-of-box-design | ||
| Recreate the Arty-S7 Out of Box design - part 2: MicroBlaze Firmware rebuild | /technologies/fpga-group/b/blog/posts/recreate-the-arty-s7-out-of-box-design---part-2-microblaze-firmware-rebuild |
